## Chapter 1

## Computer Abstractions and Technology

## Hiener

## The Computer Revolution

> Progress in computer technology

- Underpinned by Moore's Law
> Makes novel applications feasible
- Computers in automobiles
- Cell phones
- Human genome project
- World Wide Web
- Search Engines
> Computers are pervasive
«the number of transistors in an IC doubles every two years»


## Classes of Computers

> Personal computers

- General purpose, variety of software
- Subject to cost/performance tradeoff
> Server computers
- Network based
- High capacity, performance, reliability, dependability
- Range from small servers to building sized


## Classes of Computers

> Supercomputers

- High-end scientific and engineering calculations
- Highest capability
> represented a small fraction of the overall computer market, but share is increasing...
> Embedded computers
- Hidden as components of systems
- Stringent power/performance/cost constraints
- Real-time and dependability requirements


## The PostPC Era

> Personal Mobile Device (PMD)

- Battery operated
- Connects to the Internet
- Hundreds of dollars
- Smart phones, tablets, electronic glasses
> Cloud computing
- Warehouse Scale Computers (WSC)
- Software as a Service (SaaS)
- Portion of software run on a PMD and a portion run in the Cloud
- Amazon, Microsoft, Google


## The PostPC Era



## Data Center

(®)


Microsoft Data Center eastern US - 2017

## Getting bigger



Planned expansion: 2km long...

## Motivation for Course

> In short...
> Compute systems are pervasive and ubiquitous in all aspects of our everyday's life
> The study of how computers are architected and programmed is fundamental in a world (and a market) that is dominated by such technology

## What You Will Learn

> The compute abstraction

- From logic circuits to CPUs
> The hardware/software interface
- The instruction set architecture (ISA)
> How programs are translated into the machine language
- And how the hardware executes them
, What determines program performance
- And how it can be improved
> How hardware designers improve performance
> What is parallel processing


## Eight Great Ideas

> Design for Moore’s Law
> Use abstraction to simplify design
> Make the common case fast
> Performance via parallelism
> Performance via pipelining
> Performance via prediction
> Hierarchy of memories
> Dependability via redundancy


## Below Your Program

> Application software

- Written in high-level language
> System software
- Compiler: translates HLL code to machine code
- Operating System: service code
> Handling input/output
> Managing memory and storage
> Scheduling tasks \& sharing resources
> Hardware
- Processor, memory, I/O controllers


## Levels of Program Code

>High-level language

- Level of abstraction closer to problem domain
- Provides for productivity and portability
> Assembly language
- Textual representation of instructions
> Hardware representation
- Binary digits (bits)
- Encoded instructions and data

High-level language program (in C)

Assembly language program (for RISC-V)
swap(int v[], int k)
\{int temp;

$$
\text { temp }=v[k] ;
$$

$$
v[k]=v[k+1] ;
$$

$$
v[k+1]=\text { temp }
$$

$$
\}
$$


swap:

| s11i | $x 6$, | $x 11$, |
| :--- | :--- | :--- |
| add | $x 6$, | $x 10$, |
| 1d | $x 5$, | $0(x 6)$ |
| 1d | $x 7$, | $8(x 6)$ |
| sd | $x 7$, | $0(x 6)$ |
| sd | $x 5$, | $8(x 6)$ |
| jalr | $x 0$, | $0(x 1)$ |



## Understanding Performance

## What determines the performance of a program?

> Algorithm

- Determines number of operations executed
> Programming language, compiler, architecture
- Determine number of macbine instructions executed per operation

The HW/SW interface
> Processor and memory system

- Determine how fast instructions are executed
> I/O system (including OS)
- Determines how fast I/O operations are executed


## Components of a Computer



## Touchscreen

> PostPC device
> Supersedes keyboard and mouse
> Resistive and Capacitive types

- Most tablets, smart phones use capacitive
- Capacitive allows multiple touches simultaneously



## Through the Looking Glass

> LCD screen: picture elements (pixels)

- Mirrors content of frame buffer memory

Frame buffer


## Opening the Box



## Inside the Processor (CPU)

> Datapath: performs operations on data
> Control: sequences datapath, memory, ...
> Cache memory

- Small fast SRAM memory for immediate access to data
- SRAM is faster but less dense, and hence more expensive, than DRAM


## Inside the Processor

## > Apple A5



- 12.1 by 10.1 mm
- $45 n m$ technology
- 2xARM @ 1GHz
- PowerVR GPU
- 512 MiB DRAM


## Abstractions

> Abstraction helps us deal with complexity

- Hide lower-level detail
> Instruction set architecture (ISA)
- The hardware/software interface
> Application binary interface
- The ISA plus system software interface
> Implementation
- The details underlying and interface


## A Safe Place for Data

> Volatile main memory

- Loses instructions and data when power off
> Non-volatile secondary memory
- Magnetic disk
- Flash memory
- Optical disk (CDROM, DVD)



## Networks

> Communication, resource sharing, nonlocal access
> Local area network (LAN)
> Ethernet (10/100 Gbit/s)
> Wide area network (WAN): the Internet
> Wireless network (IEEE 802.11)
> WiFi, Bluetooth $\rightarrow$ 1-100 Mbit/s


## Technology Trends

, Electronics technology continues to evolve

- Increased capacity and performance
- Reduced cost


| Year | Technology | Relative performance/cost |
| :--- | :--- | :---: |
| 1951 | Vacuum tube | 1 |
| 1965 | Transistor | 35 |
| 1975 | Integrated circuit (IC) | 900 |
| 1995 | Very large scale IC (VLSI) | $2,400,000$ |
| 2013 | Ultra large scale IC | $250,000,000,000$ |

## Semiconductor Technology

> Silicon: semiconductor
> Add materials to transform properties:

- Conductors
> microscopic copper or aluminum wire
- Insulators
> plastic sheathing or glass
- Switch
> Transistor

Semiconductor Manufacturing Process
$10 \mu \mathrm{~m}-1971$
$6 \mu \mathrm{~m}-1974$
$3 \mu \mathrm{~m}-1977$
$1.5 \mu \mathrm{~m}-1982$
$1 \mu \mathrm{~m}-1985$
$800 n m-1989$
$600 \mathrm{~nm}-1994$
350 nm - 1995
$250 n m-1997$
$180 \mathrm{~nm}-1999$
130 nm - 2001
90 nm - 2004
$65 n m-2006$
$45 n m-2008$
32 nm - 2010
$22 n m-2012$
$14 \mathrm{~nm}-2014$
$10 \mathrm{~nm}-2017$
Atom size is 20-200 pm
$7 \mathrm{~nm}-\sim 2019$
$5 \mathrm{~nm}-\sim 2021$

## Manufacturing ICs


> One layer of transistors and 2-8 levels of metal conductor, separated by layers of insulators
> Yield: proportion of working dies per wafer

## Intel Core i7 Wafer


> 300mm wafer, 280 chips, 32 nm technology
> Each chip is $20.7 \times 10.5 \mathrm{~mm}$

## Integrated Circuit Cost

> Cost per die $=\frac{\text { Cost per wafer }}{\text { Dies per wafer } \times \text { Yield }}$ Dies per wafer $\approx$ Wafer area $/$ Die area Yield $=\frac{1}{(1+(\text { Defects per area } \times \text { Die area } / 2))^{2}}$
> The cost of an integrated circuit rises quickly as the die size increases, due both to the lower yield and to the fewer dies that fit on a wafer.
> Nonlinear relation to area and defect rate

- Wafer cost and area are fixed
- Defect rate determined by manufacturing process
- Die area determined by architecture and circuit design






## Response Time and Throughput

> Response time

- How long it takes to do a task
> Throughput
- Total work done per unit time
> e.g., tasks/transactions/... per hour
> How are response time and throughput affected by
- Replacing the processor with a faster version?
- Adding more processors?
> We'll focus on response time for now...


## Relative Performance

> Define Performance $=1$ /Execution Time
> " X is $n$ time faster than Y "

## Performance $_{X} /$ Performance $_{Y}$ <br> $=$ Execution time $_{\mathrm{Y}} /$ Execution time $_{\mathrm{X}}=n$

> Example: time taken to run a program

- 10 s on $A, 15$ s on B
- Execution Time ${ }_{B}$ / Execution Time ${ }_{A}$ $=15 \mathrm{~s} / 10 \mathrm{~s}=1.5$
- So A is 1.5 times faster than B


## Measuring Execution Time

> Elapsed time

- Total response time, including all aspects
> Processing, I/O, OS overhead, idle time
- Determines system performance
> CPU time
- Time spent processing a given job
> Discounts I/O time, other jobs' shares
- Comprises user CPU time and system CPU time
- Different programs are affected differently by CPU and system performance


## CPU Clocking

> Operation of digital hardware governed by a constant-rate clock

> Clock period: duration of a clock cycle

- e.g., 250ps $=0.25 n s=250 \times 10^{-12}$ s
> Clock frequency (rate): cycles per second
- e.g., $4.0 \mathrm{GHz}=4000 \mathrm{MHz}=4.0 \times 10^{9} \mathrm{~Hz}$


## CPU Time

## CPU Time $=$ CPU Clock Cycles $\times$ Clock Cycle Time $=\frac{\text { CPU Clock Cycles }}{}$ Clock Rate

> Performance improved by

- Reducing number of clock cycles
- Increasing clock rate
- Hardware designer must often trade off clock rate against cycle count


## CPU Time Example

> Computer A: 2 GHz clock, 10 s CPU time
> Designing Computer B

- Aim for 6s CPU time
- Can do faster clock, but causes $1.2 \times$ clock cycles
> How fast must Computer B clock be?

${\text { Clock } \text { Cycles }_{\mathrm{A}}=\text { CPU Time }_{\mathrm{A}} \times \text { Clock Rate }_{\mathrm{A}}}$

$$
=10 \mathrm{~s} \times 2 \mathrm{GHz}=20 \times 10^{9}
$$

Clock Rate $_{\mathrm{B}}=\frac{1.2 \times 20 \times 10^{9}}{6 \mathrm{~s}}=\frac{24 \times 10^{9}}{6 \mathrm{~s}}=4 \mathrm{GHz}$

## Instruction Count and CPI

Clock Cycles $=$ Instruction Count $\times$ Cyclesper Instruction
CPU Time $=$ Instruction Count $\times$ CPI $\times$ Clock CycleTime Instruction Count $\times$ CPI

## ClockRate

> Instruction Count for a program

- Determined by program, ISA and compiler
> Average cycles per instruction
- Determined by CPU hardware
- If different instructions have different CPI
> Average CPI affected by instruction mix


## CPI Example

> Computer A: Cycle Time $=250 \mathrm{ps}, \mathrm{CPI}=2.0$
> Computer B: Cycle Time $=500 \mathrm{ps}, \mathrm{CPI}=1.2$
> Same ISA
> Which is faster, and by how much?
CPU Time $_{A}=$ Instruction Count $\times$ CPI $_{A} \times$ Cycle Time $_{A}$

$$
=1 \times 2.0 \times 250 \mathrm{ps}=1 \times 500 \mathrm{ps}
$$

A is faster...
CPU Time ${ }_{B}=$ Instruction Count $\times$ CPI $_{B} \times$ Cycle Time $_{B}$ $=1 \times 1.2 \times 500 \mathrm{ps}=1 \times 600 \mathrm{ps}$
$\frac{\text { CPUTime }_{\mathrm{B}}}{\text { CPUTime }_{\mathrm{A}}}=\frac{1 \times 600 \mathrm{ps}}{1 \times 500 \mathrm{ps}}=1.2$

## CPI in More Detail

) If different instruction classes take different numbers of cycles

Clock Cycles $=\sum_{i=1}^{n}\left(\right.$ CPI $_{i} \times$ Instruction Count $\left._{i}\right)$
> Weighted average CPI
$\mathrm{CPI}=\frac{\text { Clock Cycles }}{\text { Instruction Count }}=\sum_{\mathrm{i}=1}^{\mathrm{n}}\left(\mathrm{CPI}_{\mathrm{i}} \times \frac{\text { Instruction Count }}{\text { Instruction Count }}\right)$

Relative frequency

## CPI Example

> Alternative compiled code sequences using instructions in classes A, B, C

| Class | A | B | C |
| :--- | :---: | :---: | :---: |
| CPI for class | 1 | 2 | 3 |
| IC in sequence 1 | 2 | 1 | 2 |
| IC in sequence 2 | 4 | 1 | 1 |

- Sequence 1: IC = 5
- Clock Cycles
$=2 \times 1+1 \times 2+2 \times 3$
$=10$
- Avg. CPI $=10 / 5=2.0$
- Sequence 2: IC = 6
- Clock Cycles
$=4 \times 1+1 \times 2+1 \times 3$
= 9
- Avg. CPI = 9/6 = 1.5


## Performance Summary

## CPUTime $=\frac{\text { Instructions }}{\text { Program }} \times \frac{\text { Clock cycles }}{\text { Instruction }} \times \frac{\text { Seconds }}{\text { Clock cycle }}$

> Performance depends on

- Algorithm: affects IC, possibly CPI
- Programming language: affects IC, CPI
- Compiler: affects IC, CPI
- Instruction set architecture: affects IC, CPI, Tc


## Power Trends


> In CMOS IC technology
Power $=$ Capacitive load $\times$ Voltage $^{2} \times$ Frequency

## Reducing Power

> Suppose a new CPU has

- 85\% of capacitive load of old CPU
- $15 \%$ voltage and $15 \%$ frequency reduction
$\frac{\mathrm{P}_{\text {new }}}{\mathrm{P}_{\text {old }}}=\frac{\mathrm{C}_{\text {old }} \times 0.85 \times\left(\mathrm{V}_{\text {old }} \times 0.85\right)^{2} \times \mathrm{F}_{\text {old }} \times 0.85}{\mathrm{C}_{\text {old }} \times \mathrm{V}_{\text {old }}^{2} \times \mathrm{F}_{\text {old }}}=0.85^{4}=0.52$
> The power wall
- We can't reduce voltage further
- We can't remove more heat
> How else can we improve performance?


## Uniprocessor Performance



## Multiprocessors

> Multicore microprocessors

- More than one processor per chip
> Requires explicitly parallel programming
- Compare with instruction level parallelism
> Hardware executes multiple instructions at once
> Hidden from the programmer
- Hard to do
> Programming for performance
> Load balancing
> Optimizing communication and synchronization


## The multicore revolution



Original data up to the year 2010 collected and plotted by M. Horowitz, F. Labonte, O. Shacham, K. Olukotun, L. Hammond, and C. Batten New plot and data collected for 2010-2015 by K. Rupp

## SPEC CPU Benchmark

> Programs used to measure performance

- Supposedly typical of actual workload
> Standard Performance Evaluation Corp (SPEC)
- Develops benchmarks for CPU, I/O, Web, ...
> SPEC CPU2006
- Elapsed time to execute a selection of programs
> Negligible I/O, so focuses on CPU performance
- Normalize relative to reference machine
- Summarize as geometric mean of performance ratios
> CINT2006 (integer) and CFP2006 (floating-point)


## CINT2006 for Intel Core i7 920

| Description | Name | Instruction <br> Count $\times 10^{9}$ | CPI | Clock cycle time (seconds x 10-9) | $\begin{aligned} & \text { Execution } \\ & \text { Tlme } \\ & \text { (seconds) } \end{aligned}$ | Reference Tlme (seconds) | SPECratio |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Interpreted string processing | perl | 2252 | 0.60 | 0.376 | 508 | 9770 | 19.2 |
| Block-sorting compression | bzip2 | 2390 | 0.70 | 0.376 | 629 | 9650 | 15.4 |
| GNU C compiler | gcc | 794 | 1.20 | 0.376 | 358 | 8050 | 22.5 |
| Combinatorial optimization | mcf | 221 | 2.66 | 0.376 | 221 | 9120 | 41.2 |
| Go game (Al) | go | 1274 | 1.10 | 0.376 | 527 | 10490 | 19.9 |
| Search gene sequence | hmmer | 2616 | 0.60 | 0.376 | 590 | 9330 | 15.8 |
| Chess game (Al) | sjeng | 1948 | 0.80 | 0.376 | 586 | 12100 | 20.7 |
| Quantum computer simulation | libquantum | 659 | 0.44 | 0.376 | 109 | 20720 | 190.0 |
| Video compression | h264avc | 3793 | 0.50 | 0.376 | 713 | 22130 | 31.0 |
| Discrete event simulation library | omnetpp | 367 | 2.10 | 0.376 | 290 | 6250 | 21.5 |
| Games/path finding | astar | 1250 | 1.00 | 0.376 | 470 | 7020 | 14.9 |
| XML parsing | xalancbmk | 1045 | 0.70 | 0.376 | 275 | 6900 | 25.1 |
| Geometric mean | - | - | - | - | - | - | 25.7 |

## SPEC Power Benchmark

> Power consumption of server at different workload levels

- Performance: ssj_ops/sec
- Power: Watts (Joules/sec)

Overall ssj_ops per Watt $=\left(\sum_{i=0}^{10} s s j \_o p s_{i}\right) /\left(\sum_{i=0}^{10}\right.$ power $\left._{i}\right)$

## SPECpower_ssj2008 for Xeon X5650

| Target Load \% | Performance <br> (ssj_ops) | Average Power <br> (Watts) |
| :---: | :---: | :---: |
| $100 \%$ | 865,618 | 258 |
| $90 \%$ | 786,688 | 242 |
| $80 \%$ | 698,051 | 224 |
| $70 \%$ | 607,826 | 204 |
| $60 \%$ | 521,391 | 185 |
| $50 \%$ | 436,757 | 170 |
| $40 \%$ | 345,919 | 157 |
| $30 \%$ | 262,071 | 146 |
| $20 \%$ | 176,061 | 135 |
| $10 \%$ | 86,784 | 121 |
| $0 \%$ | 0 | 80 |
| Overall Sum | $4,787,166$ | 1,922 |
| Lssj_ops/ ppower $=$ |  | 2,490 |

## Pitfall: Amdahl's Law

>Improving an aspect of a computer and expecting a proportional improvement in overall performance

> Example: multiply accounts for 80s/100s

- How much improvement in multiply performance to get $5 \times$ overall?

$$
20=\frac{80}{n}+20 \quad \text { - Can't be done }!
$$

> Corollary: make the common case fast

## Fallacy: Low Power at Idle

> Look back at i7 power benchmark

- At 100\% load: 258W
- At 50\% load: 170W (66\%)
- At 10\% load: 121W (47\%)
> Google data center
- Mostly operates at $10 \%$ - $50 \%$ load
- At 100\% load less than $1 \%$ of the time
> Consider designing processors to make power proportional to load


## Pitfall: MIPS as a Performance Metric

> MIPS: Millions of Instructions Per Second

- Doesn't account for
> Differences in ISAs between computers
> Differences in complexity between instructions

> CPI varies between programs on a given CPU


## Concluding Remarks

> Cost/performance is improving

- Due to underlying technology development
> Hierarchical layers of abstraction
- In both hardware and software
> Instruction set architecture
- The hardware/software interface
> Execution time: the best performance measure
> Power is a limiting factor
- Use parallelism to improve performance

